Home > Search Results: keywords:"Neuronové sítě FPGA"
Search:
Search Tips :: Advanced Search
Search collections:
Sort by: Display results: Output format:
National Repository of Grey Literature 2 records found  Search took 0.01 seconds. 
Acceleration of Neural Networks in FPGA
 Krčma, Martin ; Vašíček, Zdeněk (referee) ; Kaštil, Jan (advisor)
This thesis deals with an acceleration of neural networks, which are implemented into the fi eld programmable gate arrays. Two di fferent hardware implementation are presented and compared with each other and confronted with the software implementation. The tools for easy implementation of neural networks in FPGAs are introduced.
Detailed record
Acceleration of Neural Networks in FPGA
 Krčma, Martin ; Vašíček, Zdeněk (referee) ; Kaštil, Jan (advisor)
This thesis deals with an acceleration of neural networks, which are implemented into the fi eld programmable gate arrays. Two di fferent hardware implementation are presented and compared with each other and confronted with the software implementation. The tools for easy implementation of neural networks in FPGAs are introduced.
Detailed record

Interested in being notified about new results for this query?
Subscribe to the RSS feed.
Digital Repository :: Search :: Submit :: Personalize :: Help
Powered by Invenio v1.1.2
Maintained by admin.invenio@techlib.cz
This site is also available in the following languages:
Česky  English